Update README.md
This commit is contained in:
@@ -6,10 +6,23 @@ Beta BIOS may contain unforeseen issues and is recommended for professional deve
|
|||||||
|
|
||||||
Modified from **LP-BS-S70NC1R200-SR-A**, with IBECC option enabled for evaluating stability and performance differences.
|
Modified from **LP-BS-S70NC1R200-SR-A**, with IBECC option enabled for evaluating stability and performance differences.
|
||||||
|
|
||||||
|
**Suitable for:** LattePanda Mu N100 8GB
|
||||||
|
|
||||||
## LP-BS-S70NC1R200-SR-DEBUG
|
## LP-BS-S70NC1R200-SR-DEBUG
|
||||||
|
|
||||||
Enable intel DCI debugging interface and UEFI log output for open source firmware developers
|
Enable intel DCI debugging interface and UEFI log output for open source firmware developers
|
||||||
|
|
||||||
|
**Suitable for:** LattePanda Mu N100 8GB
|
||||||
|
|
||||||
## LP-BS-S70NC1R200-SR-TGPIO
|
## LP-BS-S70NC1R200-SR-TGPIO
|
||||||
|
|
||||||
TGPIO function is enabled. A precise 1pps pulse signal is continuously output at Pin 123 for time sensitive applications.
|
TGPIO function is enabled. A precise 1pps pulse signal is continuously output at Pin 123 for time sensitive applications.
|
||||||
|
|
||||||
|
**Suitable for:** LattePanda Mu N100 8GB
|
||||||
|
|
||||||
|
## LP-BS-S70NC1R200-DR-B-TGPIO
|
||||||
|
|
||||||
|
TGPIO function is enabled. A precise 1pps pulse signal is continuously output at Pin 123 for time sensitive applications.
|
||||||
|
|
||||||
|
**Suitable for:** LattePanda Mu N100 16GB / N305 16GB
|
||||||
|
|
||||||
|
|||||||
Reference in New Issue
Block a user