forks/LattePanda-Mu
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

update edge connector pinout

Browse Source
This commit is contained in:
yuyouliang
2026-01-14 12:23:13 +08:00
parent 7a42eed521
commit 73acf69647
4 changed files with 4 additions and 5 deletions
Download Patch File Download Diff File Expand all files Collapse all files

132
Electricals/Pinouts/Legacy/back.csv Normal file
View File

@@ -0,0 +1,132 @@
Number,Name,Type,Description,Note
2,FAN1_PWM,O,CPU fan PWM output,SIO GP51
4,FAN1_TAC,I,CPU fan tachometer input,SIO GP52
6,TAN2_PWM,O,System fan PWM out,SIO GP36
8,FAN2_TAC,I,System fan tachometer input,SIO GP37
10,SIO_UART_TX,O,SuperIO UART transmitter,SIO JP3
12,SIO_UART_RX,I,SuperIO UART receiver,SIO GP41
14,GND,,,
16,HSIO0_RX+,I,Differential signal input,
18,HSIO0_RX-,I,Differential signal input,
20,GND,,,
22,HSIO1_RX+,I,Differential signal input,
24,HSIO1_RX-,I,Differential signal input,
26,GND,,,
28,HSIO2_RX+,I,Differential signal input,
30,HSIO2_RX-,I,Differential signal input,
32,GND,,,
34,HSIO3_RX+,I,Differential signal input,
36,HSIO3_RX-,I,Differential signal input,
38,GND,,,
40,HSIO8_RX+,I,Differential signal input,
42,HSIO8_RX-,I,Differential signal input,
44,GND,,,
46,HSIO9_RX+,I,Differential signal input,
48,HSIO9_RX-,I,Differential signal input,
50,GND,,,
52,HSIO10_RX+,I,Differential signal input,
54,HSIO10_RX-,I,Differential signal input,
56,GND,,,
58,HSIO11_RX+,I,Differential signal input,
60,HSIO11_RX-,I,Differential signal input,
62,GND,,,
64,HSIO6_RX+,I,Differential signal input,
66,HSIO6_RX-,I,Differential signal input,
68,GND,,,
70,USB2_P4,I/O,USB 2.0 differential signal,
72,USB2_N4,I/O,USB 2.0 differential signal,
74,GND,,,
76,USB2_P7,I/O,USB 2.0 differential signal,
78,USB2_N7,I/O,USB 2.0 differential signal,
80,GND,,,
82,USB2_P8,I/O,USB 2.0 differential signal,
84,USB2_N8,I/O,USB 2.0 differential signal,
86,GND,,,
88,REFCLK3+,O,PCIe reference clock,
90,REFCLK3-,O,PCIe reference clock,
92,GND,,,
94,REFCLK4+,O,PCIe reference clock,
96,REFCLK4-,O,PCIe reference clock,
98,GND,,,
100,PCIECLK_REQ3#,I,REFCLK3 clock request function,SoC GPP_D8
102,PCIECLK_REQ4#,I,REFCLK4 clock request function,SoC GPP_H19
104,SMB_ALERT#,I,SMBus alert interrupt,SoC GPP_C2
106,SMB_CLK,O,SMBus clock,SoC GPP_C0
108,SMB_DATA,I/O,SMBus data,SoC GPP_C1
110,GND,,,
112,USB2_P6,I/O,USB 2.0 differential signal,
114,USB2_N6,I/O,USB 2.0 differential signal,
116,GND,,,
118,GPP_F16,I/O,"GPIO, functions defined by BIOS",
120,GPP_F15,I/O,"GPIO, functions defined by BIOS",
122,GPP_F14,I/O,"GPIO, functions defined by BIOS",
124,GPP_F13,I/O,"GPIO, functions defined by BIOS",
126,GPP_F12,I/O,"GPIO, functions defined by BIOS",
128,GPP_D0,I/O,"GPIO, functions defined by BIOS",
130,GPP_D1,I/O,"GPIO, functions defined by BIOS",
132,GPP_D2,I/O,"GPIO, functions defined by BIOS",
134,GPP_D3,I/O,"GPIO, functions defined by BIOS",
136,GND,,,
138,SOC_UART2_TXD,O,SoC UART2 transmitter ,SoC GPP_F2
140,SOC_UART2_RXD,I,SoC UART2 receiver ,SoC GPP_F1
142,I2C5_SCL,O,I2C5 clock,SoC GPP_B17
144,I2C5_SDA,I/O,I2C5 data,SoC GPP_B16
KEY,KEY,KEY,KEY,
146,I2C4_SCL,O,I2C4 clock,SoC GPP_H9
148,I2C4_SDA,I/O,I2C4 data,SoC GPP_H8
150,I2C3_SCL,O,I2C3 clock,SoC GPP_B8
152,I2C3_SDA,I/O,I2C3 data,SoC GPP_B7
154,I2C2_SCL,O,I2C2 clock,SoC GPP_B6
156,I2C2_SDA,I/O,I2C2 data,SoC GPP_B5
158,GND,,,
160,I2S_MCLK,O,I2S main clock,SoC GPP_D19
162,I2S_SCLK,O,I2S bit clock,SoC GPP_S0
164,I2S_SFRM,O,I2S word clock,SoC GPP_S1
166,I2S_TXD,O,I2S serial data transmitter,SoC GPP_S2
168,I2S_RXD,I,I2S serial data receiver,SoC GPP_S3
170,GND,,,
172,HDA_RST,O,HD Audio reset,SoC GPP_R4
174,HDA_BCLK,O,HD Audio bit clock,SoC GPP_R0
176,HDA_SYNC,O,HD Audio sync,SoC GPP_R1
178,HDA_SDOUT,O,HD Audio serial data out,SoC GPP_R2
180,HDA_SDIN,I,HD Audio serial data in,SoC GPP_R3
182,GND,,,
184,CSI_D_CK+,I,MIPI CSI-2 Port D Clock,
186,CSI_D_CK-,I,MIPI CSI-2 Port D Clock,
188,GND,,,
190,CSI_D_D1+,I,MIPI CSI-2 Port D Data Lane 1,
192,CSI_D_D1-,I,MIPI CSI-2 Port D Data Lane 1,
194,GND,,,
196,CSI_D_D0+,I,MIPI CSI-2 Port D Data Lane 0,
198,CSI_D_D0-,I,MIPI CSI-2 Port D Data Lane 0,
200,GND,,,
202,CSI_C_CK+,I,MIPI CSI-2 Port C Clock,
204,CSI_C_CK-,I,MIPI CSI-2 Port C Clock,
206,GND,,,
208,CSI_C_D1+,I,MIPI CSI-2 Port C Data Lane 1,
210,CSI_C_D1-,I,MIPI CSI-2 Port C Data Lane 1,
212,GND,,,
214,CSI_C_D0+,I,MIPI CSI-2 Port C Data Lane 0,
216,CSI_C_D0-,I,MIPI CSI-2 Port C Data Lane 0,
218,GND,,,
220,TCP1_TXP0,O,TCP1 DP Lane 0/HDMI TMDS Data2,
222,TCP1_TXN0,O,TCP1 DP Lane 0/HDMI TMDS Data2,
224,GND,,,
226,TCP1_TXRXP0,O,TCP1 DP Lane 1/HDMI TMDS Data1,
228,TCP1_TXRXN0,O,TCP1 DP Lane 1/HDMI TMDS Data1,
230,GND,,,
232,TCP1_TXP1,O,TCP1 DP Lane 2/HDMI TMDS Data0,
234,TCP1_TXN1,O,TCP1 DP Lane 2/HDMI TMDS Data0,
236,GND,,,
238,TCP1_TXRXP1,O,TCP1 DP Lane 3/HDMI TMDS Clock,
240,TCP1_TXRXN1,O,TCP1 DP Lane 3/HDMI TMDS Clock,
242,GND,,,
244,TCP1_AUX_P,I/O,TCP1 DP Auxiliary channel,
246,TCP1_AUX_N,I/O,TCP1 DP Auxiliary channel,
248,GND,,,
250,VDC,,Main power input 9~20V,
252,VDC,,Main power input 9~20V,
254,VDC,,Main power input 9~20V,
256,VDC,,Main power input 9~20V,
258,VDC,,Main power input 9~20V,
260,VDC,,Main power input 9~20V,
1 Number Name Type Description Note
2 2 FAN1_PWM O CPU fan PWM output SIO GP51
3 4 FAN1_TAC I CPU fan tachometer input SIO GP52
4 6 TAN2_PWM O System fan PWM out SIO GP36
5 8 FAN2_TAC I System fan tachometer input SIO GP37
6 10 SIO_UART_TX O SuperIO UART transmitter SIO JP3
7 12 SIO_UART_RX I SuperIO UART receiver SIO GP41
8 14 GND
9 16 HSIO0_RX+ I Differential signal input
10 18 HSIO0_RX- I Differential signal input
11 20 GND
12 22 HSIO1_RX+ I Differential signal input
13 24 HSIO1_RX- I Differential signal input
14 26 GND
15 28 HSIO2_RX+ I Differential signal input
16 30 HSIO2_RX- I Differential signal input
17 32 GND
18 34 HSIO3_RX+ I Differential signal input
19 36 HSIO3_RX- I Differential signal input
20 38 GND
21 40 HSIO8_RX+ I Differential signal input
22 42 HSIO8_RX- I Differential signal input
23 44 GND
24 46 HSIO9_RX+ I Differential signal input
25 48 HSIO9_RX- I Differential signal input
26 50 GND
27 52 HSIO10_RX+ I Differential signal input
28 54 HSIO10_RX- I Differential signal input
29 56 GND
30 58 HSIO11_RX+ I Differential signal input
31 60 HSIO11_RX- I Differential signal input
32 62 GND
33 64 HSIO6_RX+ I Differential signal input
34 66 HSIO6_RX- I Differential signal input
35 68 GND
36 70 USB2_P4 I/O USB 2.0 differential signal
37 72 USB2_N4 I/O USB 2.0 differential signal
38 74 GND
39 76 USB2_P7 I/O USB 2.0 differential signal
40 78 USB2_N7 I/O USB 2.0 differential signal
41 80 GND
42 82 USB2_P8 I/O USB 2.0 differential signal
43 84 USB2_N8 I/O USB 2.0 differential signal
44 86 GND
45 88 REFCLK3+ O PCIe reference clock
46 90 REFCLK3- O PCIe reference clock
47 92 GND
48 94 REFCLK4+ O PCIe reference clock
49 96 REFCLK4- O PCIe reference clock
50 98 GND
51 100 PCIECLK_REQ3# I REFCLK3 clock request function SoC GPP_D8
52 102 PCIECLK_REQ4# I REFCLK4 clock request function SoC GPP_H19
53 104 SMB_ALERT# I SMBus alert interrupt SoC GPP_C2
54 106 SMB_CLK O SMBus clock SoC GPP_C0
55 108 SMB_DATA I/O SMBus data SoC GPP_C1
56 110 GND
57 112 USB2_P6 I/O USB 2.0 differential signal
58 114 USB2_N6 I/O USB 2.0 differential signal
59 116 GND
60 118 GPP_F16 I/O GPIO, functions defined by BIOS
61 120 GPP_F15 I/O GPIO, functions defined by BIOS
62 122 GPP_F14 I/O GPIO, functions defined by BIOS
63 124 GPP_F13 I/O GPIO, functions defined by BIOS
64 126 GPP_F12 I/O GPIO, functions defined by BIOS
65 128 GPP_D0 I/O GPIO, functions defined by BIOS
66 130 GPP_D1 I/O GPIO, functions defined by BIOS
67 132 GPP_D2 I/O GPIO, functions defined by BIOS
68 134 GPP_D3 I/O GPIO, functions defined by BIOS
69 136 GND
70 138 SOC_UART2_TXD O SoC UART2 transmitter SoC GPP_F2
71 140 SOC_UART2_RXD I SoC UART2 receiver SoC GPP_F1
72 142 I2C5_SCL O I2C5 clock SoC GPP_B17
73 144 I2C5_SDA I/O I2C5 data SoC GPP_B16
74 KEY KEY KEY KEY
75 146 I2C4_SCL O I2C4 clock SoC GPP_H9
76 148 I2C4_SDA I/O I2C4 data SoC GPP_H8
77 150 I2C3_SCL O I2C3 clock SoC GPP_B8
78 152 I2C3_SDA I/O I2C3 data SoC GPP_B7
79 154 I2C2_SCL O I2C2 clock SoC GPP_B6
80 156 I2C2_SDA I/O I2C2 data SoC GPP_B5
81 158 GND
82 160 I2S_MCLK O I2S main clock SoC GPP_D19
83 162 I2S_SCLK O I2S bit clock SoC GPP_S0
84 164 I2S_SFRM O I2S word clock SoC GPP_S1
85 166 I2S_TXD O I2S serial data transmitter SoC GPP_S2
86 168 I2S_RXD I I2S serial data receiver SoC GPP_S3
87 170 GND
88 172 HDA_RST O HD Audio reset SoC GPP_R4
89 174 HDA_BCLK O HD Audio bit clock SoC GPP_R0
90 176 HDA_SYNC O HD Audio sync SoC GPP_R1
91 178 HDA_SDOUT O HD Audio serial data out SoC GPP_R2
92 180 HDA_SDIN I HD Audio serial data in SoC GPP_R3
93 182 GND
94 184 CSI_D_CK+ I MIPI CSI-2 Port D Clock
95 186 CSI_D_CK- I MIPI CSI-2 Port D Clock
96 188 GND
97 190 CSI_D_D1+ I MIPI CSI-2 Port D Data Lane 1
98 192 CSI_D_D1- I MIPI CSI-2 Port D Data Lane 1
99 194 GND
100 196 CSI_D_D0+ I MIPI CSI-2 Port D Data Lane 0
101 198 CSI_D_D0- I MIPI CSI-2 Port D Data Lane 0
102 200 GND
103 202 CSI_C_CK+ I MIPI CSI-2 Port C Clock
104 204 CSI_C_CK- I MIPI CSI-2 Port C Clock
105 206 GND
106 208 CSI_C_D1+ I MIPI CSI-2 Port C Data Lane 1
107 210 CSI_C_D1- I MIPI CSI-2 Port C Data Lane 1
108 212 GND
109 214 CSI_C_D0+ I MIPI CSI-2 Port C Data Lane 0
110 216 CSI_C_D0- I MIPI CSI-2 Port C Data Lane 0
111 218 GND
112 220 TCP1_TXP0 O TCP1 DP Lane 0/HDMI TMDS Data2
113 222 TCP1_TXN0 O TCP1 DP Lane 0/HDMI TMDS Data2
114 224 GND
115 226 TCP1_TXRXP0 O TCP1 DP Lane 1/HDMI TMDS Data1
116 228 TCP1_TXRXN0 O TCP1 DP Lane 1/HDMI TMDS Data1
117 230 GND
118 232 TCP1_TXP1 O TCP1 DP Lane 2/HDMI TMDS Data0
119 234 TCP1_TXN1 O TCP1 DP Lane 2/HDMI TMDS Data0
120 236 GND
121 238 TCP1_TXRXP1 O TCP1 DP Lane 3/HDMI TMDS Clock
122 240 TCP1_TXRXN1 O TCP1 DP Lane 3/HDMI TMDS Clock
123 242 GND
124 244 TCP1_AUX_P I/O TCP1 DP Auxiliary channel
125 246 TCP1_AUX_N I/O TCP1 DP Auxiliary channel
126 248 GND
127 250 VDC Main power input 9~20V
128 252 VDC Main power input 9~20V
129 254 VDC Main power input 9~20V
130 256 VDC Main power input 9~20V
131 258 VDC Main power input 9~20V
132 260 VDC Main power input 9~20V

132
Electricals/Pinouts/Legacy/front.csv Normal file
View File

@@ -0,0 +1,132 @@
Number,Name,Type,Description,Note
1,PWRBTN#,I,"Power button, with integrated pull-up",SIO PANSWH#
3,RSTBTN#,I,"Reset button, with integrated pull-up",SoC SYS_RESET#
5,SLS_S0,O,"Power status, output high when S0(Working)",SIO PSON#
7,SLS_S3,O,"Power status, output high when S0(Working), S3(Sleep)",SoC GPD5
9,TSENSE,I,NTC temperature sensor input,SIO TMPIN2
11,GND,,,
13,HSIO0_TX+,O,"Differential signal output, coupling capacitor required",
15,HSIO0_TX-,O,"Differential signal output, coupling capacitor required",
17,GND,,,
19,HSIO1_TX+,O,"Differential signal output, coupling capacitor required",
21,HSIO1_TX-,O,"Differential signal output, coupling capacitor required",
23,GND,,,
25,HSIO2_TX+,O,"Differential signal output, coupling capacitor required",
27,HSIO2_TX-,O,"Differential signal output, coupling capacitor required",
29,GND,,,
31,HSIO3_TX+,O,"Differential signal output, coupling capacitor required",
33,HSIO3_TX-,O,"Differential signal output, coupling capacitor required",
35,GND,,,
37,HSIO8_TX+,O,"Differential signal output, coupling capacitor required",
39,HSIO8_TX-,O,"Differential signal output, coupling capacitor required",
41,GND,,,
43,HSIO9_TX+,O,"Differential signal output, coupling capacitor required",
45,HSIO9_TX-,O,"Differential signal output, coupling capacitor required",
47,GND,,,
49,HSIO10_TX+,O,"Differential signal output, coupling capacitor required",
51,HSIO10_TX-,O,"Differential signal output, coupling capacitor required",
53,GND,,,
55,HSIO11_TX+,O,"Differential signal output, coupling capacitor required",
57,HSIO11_TX-,O,"Differential signal output, coupling capacitor required",
59,GND,,,
61,HSIO6_TX+,O,"Differential signal output, coupling capacitor required",
63,HSIO6_TX-,O,"Differential signal output, coupling capacitor required",
65,GND,,,
67,USB2_P1-,I/O,USB 2.0 differential signal,
69,USB2_P1+,I/O,USB 2.0 differential signal,
71,GND,,,
73,USB2_P2-,I/O,USB 2.0 differential signal,
75,USB2_P2+,I/O,USB 2.0 differential signal,
77,GND,,,
79,USB2_P3-,I/O,USB 2.0 differential signal,
81,USB2_P3+,I/O,USB 2.0 differential signal,
83,GND,,,
85,REFCLK0+,O,PCIe reference clock,
87,REFCLK0-,O,PCIe reference clock,
89,GND,,,
91,REFCLK1+,O,PCIe reference clock,
93,REFCLK1-,O,PCIe reference clock,
95,GND,,,
97,REFCLK2+,O,PCIe reference clock,
99,REFCLK2-,O,PCIe reference clock,
101,GND,,,
103,WAKE#,I,Wake Mu when pull-down,SoC WAKE#
105,PLTRST#,O,Platform reset signal,SoC GPP_B13
107,GND,,,
109,USB2_P5-,I/O,USB 2.0 differential signal,
111,USB2_P5+,I/O,USB 2.0 differential signal,
113,GND,,,
115,VBAT,,RTC battery input,SoC VCCRTC
117,PROCHOT#,I,Overheat protect when pull-down,SoC PROCHOT#
119,GPP_E0,I/O,"GPIO, functions defined by BIOS",
121,GPP_A12,I/O,"GPIO, functions defined by BIOS",
123,GPP_B14,I/O,"GPIO, functions defined by BIOS",
125,GPP_B11,I/O,"GPIO, functions defined by BIOS",
127,TPM_IRQ,I,discrete TPM interrupt,SoC GPP_B4
129,USB_OC#,I,USB over current signal,SoC GPP_A16
131,SUSCLK,O,32.768kHz clock output,SoC GPD8
133,BIOS_SEL#,I,BIOS select: pull-up: integrated ROM; pull-down: carrier ROM,
135,GND,,,
137,UART0_RXD,I,SoC UART0 receiver ,SoC GPP_H10
139,UART0_TXD,O,SoC UART0 transmitter ,SoC GPP_H11
141,UART1_RXD,I,SoC UART1 receiver ,SoC GPP_D17
143,UART1_TXD,O,SoC UART1 transmitter ,SoC GPP_D18
KEY,KEY,KEY,KEY,
145,SML1_DATA,I/O,SMLink1 data,SoC GPP_C7
147,SML1_CLK,O,SMLink1 clock,SoC GPP_C6
149,SML1_ALERT#,I,SMLink1 alert,SoC GPP_B23
151,GND,,,
153,SPI_IO3,I/O,"SPI interface, BIOS and dTPM specific",
155,SPI_CLK,O,"SPI interface, BIOS and dTPM specific",
157,SPI_CS2#,O,"SPI chip select, dTPM specific",
159,SPI_MOSI/SPI_IO0,I/O,"SPI interface, BIOS and dTPM specific",
161,SPI_IO2,I/O,"SPI interface, BIOS and dTPM specific",
163,SPI_MISO/SPI_IO1,I/O,"SPI interface, BIOS and dTPM specific",
165,SPI_CS#,O,"SPI chip select, BIOS ROM specific",
167,GND,,,
169,DDIB_DDC_SDA,I/O,DDIB HDMI display data channel data,SoC GPP_H17
171,DDIB_DDC_SCL,O,DDIB HDMI display data channel clock,SoC GPP_H15
173,TCP1_DDC_SDA,I/O,TCP1 HDMI display data channel data,SoC GPP_E21
175,TCP1_DDC_SCL,O,TCP1 HDMI display data channel clock,SoC GPP_E20
177,TCP0_DDC_SDA,I/O,TCP0 HDMI display data channel data,SoC GPP_E19
179,TCP0_DDC_SCL,O,TCP0 HDMI display data channel clock,SoC GPP_E18
181,GND,,,
183,DDIB_HPD,I,DDIB hot plug detect,SoC GPP_A18
185,TCP1_HPD,I,TCP1 hot plug detect,SoC GPP_A20
187,TCP0_HPD,I,TCP0 hot plug detect,SoC GPP_A19
189,GND,,,
191,DDIB_AUX-,I/O,DDIB DP Auxiliary channel,
193,DDIB_AUX+,I/O,DDIB DP Auxiliary channel,
195,GND,,,
197,DDIB_TX3-,O,DDIB DP Lane 3/HDMI TMDS Clock,
199,DDIB_TX3+,O,DDIB DP Lane 3/HDMI TMDS Clock,
201,GND,,,
203,DDIB_TX2-,O,DDIB DP Lane 2/HDMI TMDS Data0,
205,DDIB_TX2+,O,DDIB DP Lane 2/HDMI TMDS Data0,
207,GND,,,
209,DDIB_TX1-,O,DDIB DP Lane 1/HDMI TMDS Data1,
211,DDIB_TX1+,O,DDIB DP Lane 1/HDMI TMDS Data1,
213,GND,,,
215,DDIB_TX0-,O,DDIB DP Lane 0/HDMI TMDS Data2,
217,DDIB_TX0+,O,DDIB DP Lane 0/HDMI TMDS Data2,
219,GND,,,
221,TCP0_AUX-,I/O,TCP0 DP Auxiliary channel,
223,TCP0_AUX+,I/O,TCP0 DP Auxiliary channel,
225,GND,,,
227,TCP0_TXRX1-,O,TCP0 DP Lane 3/HDMI TMDS Clock,
229,TCP0_TXRX1+,O,TCP0 DP Lane 3/HDMI TMDS Clock,
231,GND,,,
233,TCP0_TX1-,O,TCP0 DP Lane 2/HDMI TMDS Data0,
235,TCP0_TX1+,O,TCP0 DP Lane 2/HDMI TMDS Data0,
237,GND,,,
239,TCP0_TXRX0-,O,TCP0 DP Lane 1/HDMI TMDS Data1,
241,TCP0_TXRX0+,O,TCP0 DP Lane 1/HDMI TMDS Data1,
243,GND,,,
245,TCP0_TX0-,O,TCP0 DP Lane 0/HDMI TMDS Data2,
247,TCP0_TX0+,O,TCP0 DP Lane 0/HDMI TMDS Data2,
249,GND,,,
251,VIN,,Main power input 9~20V,
253,VIN,,Main power input 9~20V,
255,VIN,,Main power input 9~20V,
257,VIN,,Main power input 9~20V,
259,VIN,,Main power input 9~20V,
1 Number Name Type Description Note
2 1 PWRBTN# I Power button, with integrated pull-up SIO PANSWH#
3 3 RSTBTN# I Reset button, with integrated pull-up SoC SYS_RESET#
4 5 SLS_S0 O Power status, output high when S0(Working) SIO PSON#
5 7 SLS_S3 O Power status, output high when S0(Working), S3(Sleep) SoC GPD5
6 9 TSENSE I NTC temperature sensor input SIO TMPIN2
7 11 GND
8 13 HSIO0_TX+ O Differential signal output, coupling capacitor required
9 15 HSIO0_TX- O Differential signal output, coupling capacitor required
10 17 GND
11 19 HSIO1_TX+ O Differential signal output, coupling capacitor required
12 21 HSIO1_TX- O Differential signal output, coupling capacitor required
13 23 GND
14 25 HSIO2_TX+ O Differential signal output, coupling capacitor required
15 27 HSIO2_TX- O Differential signal output, coupling capacitor required
16 29 GND
17 31 HSIO3_TX+ O Differential signal output, coupling capacitor required
18 33 HSIO3_TX- O Differential signal output, coupling capacitor required
19 35 GND
20 37 HSIO8_TX+ O Differential signal output, coupling capacitor required
21 39 HSIO8_TX- O Differential signal output, coupling capacitor required
22 41 GND
23 43 HSIO9_TX+ O Differential signal output, coupling capacitor required
24 45 HSIO9_TX- O Differential signal output, coupling capacitor required
25 47 GND
26 49 HSIO10_TX+ O Differential signal output, coupling capacitor required
27 51 HSIO10_TX- O Differential signal output, coupling capacitor required
28 53 GND
29 55 HSIO11_TX+ O Differential signal output, coupling capacitor required
30 57 HSIO11_TX- O Differential signal output, coupling capacitor required
31 59 GND
32 61 HSIO6_TX+ O Differential signal output, coupling capacitor required
33 63 HSIO6_TX- O Differential signal output, coupling capacitor required
34 65 GND
35 67 USB2_P1- I/O USB 2.0 differential signal
36 69 USB2_P1+ I/O USB 2.0 differential signal
37 71 GND
38 73 USB2_P2- I/O USB 2.0 differential signal
39 75 USB2_P2+ I/O USB 2.0 differential signal
40 77 GND
41 79 USB2_P3- I/O USB 2.0 differential signal
42 81 USB2_P3+ I/O USB 2.0 differential signal
43 83 GND
44 85 REFCLK0+ O PCIe reference clock
45 87 REFCLK0- O PCIe reference clock
46 89 GND
47 91 REFCLK1+ O PCIe reference clock
48 93 REFCLK1- O PCIe reference clock
49 95 GND
50 97 REFCLK2+ O PCIe reference clock
51 99 REFCLK2- O PCIe reference clock
52 101 GND
53 103 WAKE# I Wake Mu when pull-down SoC WAKE#
54 105 PLTRST# O Platform reset signal SoC GPP_B13
55 107 GND
56 109 USB2_P5- I/O USB 2.0 differential signal
57 111 USB2_P5+ I/O USB 2.0 differential signal
58 113 GND
59 115 VBAT RTC battery input SoC VCCRTC
60 117 PROCHOT# I Overheat protect when pull-down SoC PROCHOT#
61 119 GPP_E0 I/O GPIO, functions defined by BIOS
62 121 GPP_A12 I/O GPIO, functions defined by BIOS
63 123 GPP_B14 I/O GPIO, functions defined by BIOS
64 125 GPP_B11 I/O GPIO, functions defined by BIOS
65 127 TPM_IRQ I discrete TPM interrupt SoC GPP_B4
66 129 USB_OC# I USB over current signal SoC GPP_A16
67 131 SUSCLK O 32.768kHz clock output SoC GPD8
68 133 BIOS_SEL# I BIOS select: pull-up: integrated ROM; pull-down: carrier ROM
69 135 GND
70 137 UART0_RXD I SoC UART0 receiver SoC GPP_H10
71 139 UART0_TXD O SoC UART0 transmitter SoC GPP_H11
72 141 UART1_RXD I SoC UART1 receiver SoC GPP_D17
73 143 UART1_TXD O SoC UART1 transmitter SoC GPP_D18
74 KEY KEY KEY KEY
75 145 SML1_DATA I/O SMLink1 data SoC GPP_C7
76 147 SML1_CLK O SMLink1 clock SoC GPP_C6
77 149 SML1_ALERT# I SMLink1 alert SoC GPP_B23
78 151 GND
79 153 SPI_IO3 I/O SPI interface, BIOS and dTPM specific
80 155 SPI_CLK O SPI interface, BIOS and dTPM specific
81 157 SPI_CS2# O SPI chip select, dTPM specific
82 159 SPI_MOSI/SPI_IO0 I/O SPI interface, BIOS and dTPM specific
83 161 SPI_IO2 I/O SPI interface, BIOS and dTPM specific
84 163 SPI_MISO/SPI_IO1 I/O SPI interface, BIOS and dTPM specific
85 165 SPI_CS# O SPI chip select, BIOS ROM specific
86 167 GND
87 169 DDIB_DDC_SDA I/O DDIB HDMI display data channel data SoC GPP_H17
88 171 DDIB_DDC_SCL O DDIB HDMI display data channel clock SoC GPP_H15
89 173 TCP1_DDC_SDA I/O TCP1 HDMI display data channel data SoC GPP_E21
90 175 TCP1_DDC_SCL O TCP1 HDMI display data channel clock SoC GPP_E20
91 177 TCP0_DDC_SDA I/O TCP0 HDMI display data channel data SoC GPP_E19
92 179 TCP0_DDC_SCL O TCP0 HDMI display data channel clock SoC GPP_E18
93 181 GND
94 183 DDIB_HPD I DDIB hot plug detect SoC GPP_A18
95 185 TCP1_HPD I TCP1 hot plug detect SoC GPP_A20
96 187 TCP0_HPD I TCP0 hot plug detect SoC GPP_A19
97 189 GND
98 191 DDIB_AUX- I/O DDIB DP Auxiliary channel
99 193 DDIB_AUX+ I/O DDIB DP Auxiliary channel
100 195 GND
101 197 DDIB_TX3- O DDIB DP Lane 3/HDMI TMDS Clock
102 199 DDIB_TX3+ O DDIB DP Lane 3/HDMI TMDS Clock
103 201 GND
104 203 DDIB_TX2- O DDIB DP Lane 2/HDMI TMDS Data0
105 205 DDIB_TX2+ O DDIB DP Lane 2/HDMI TMDS Data0
106 207 GND
107 209 DDIB_TX1- O DDIB DP Lane 1/HDMI TMDS Data1
108 211 DDIB_TX1+ O DDIB DP Lane 1/HDMI TMDS Data1
109 213 GND
110 215 DDIB_TX0- O DDIB DP Lane 0/HDMI TMDS Data2
111 217 DDIB_TX0+ O DDIB DP Lane 0/HDMI TMDS Data2
112 219 GND
113 221 TCP0_AUX- I/O TCP0 DP Auxiliary channel
114 223 TCP0_AUX+ I/O TCP0 DP Auxiliary channel
115 225 GND
116 227 TCP0_TXRX1- O TCP0 DP Lane 3/HDMI TMDS Clock
117 229 TCP0_TXRX1+ O TCP0 DP Lane 3/HDMI TMDS Clock
118 231 GND
119 233 TCP0_TX1- O TCP0 DP Lane 2/HDMI TMDS Data0
120 235 TCP0_TX1+ O TCP0 DP Lane 2/HDMI TMDS Data0
121 237 GND
122 239 TCP0_TXRX0- O TCP0 DP Lane 1/HDMI TMDS Data1
123 241 TCP0_TXRX0+ O TCP0 DP Lane 1/HDMI TMDS Data1
124 243 GND
125 245 TCP0_TX0- O TCP0 DP Lane 0/HDMI TMDS Data2
126 247 TCP0_TX0+ O TCP0 DP Lane 0/HDMI TMDS Data2
127 249 GND
128 251 VIN Main power input 9~20V
129 253 VIN Main power input 9~20V
130 255 VIN Main power input 9~20V
131 257 VIN Main power input 9~20V
132 259 VIN Main power input 9~20V